This post illustrates a number of PWB quality problems identified during failure analysis performed by SEM Lab, Inc. over the past couple of decades.

 

Bad HASL finish

Example 1

This is an example of bad HASL finish, likely due to inappropriate air knife pressure. The problem caused inadequate solder coverage of the component mounting pads, which resulted in exposed Cu-Sn IMC and caused a severe solderability problem during assembly of the PWAs.

Example 2

This example shows delamination of an internal layer. The delamination likely occurred as a result of a contaminant trapped at the interface between the B-stage and the copper-clad laminate during PWB lay-up.

Example 3

This example shows the condition referred to as resin recession, where resin recedes from the copper barrel after cooling from a thermal excursion.

Example 4

This is an example of poor drilled hole quality and thin (< 1-mil) copper plating of the hole walls.

Example 5

This is an example of a very high aspect ratio PTH-via on a high layer count board. The quality is very good considering the difficulty of fabricating high aspect ratio PTH-vias.

Example 6

This example shows poor drilled hole quality and resulting laminate damage including a substantial crack with copper plating extending well past the outside diameter of the PTH.

Example 7

This example shows gross damage after a conductive anodic filament shorted adjacent signals, +12V and GND at a through-hole connector.

Example 8

These are neighboring holes for the previous example that had not been damaged, which showed poor drilled hole quality, laminate damage, and copper plating extending well across the isolation space between PTHs.

Example 9

This is an example of inner layer separation from the PTH wall, which is most like due to resin smear and inadequate de-smearing prior to copper plating. This could have passed electrical testing as there is enough connection that it might not have been detected.

Example 10

This is another example of inner layer separation, which was likely exacerbated by a thermal excursion.

Example 11

This example shows a PTH-via with thin plating between two Vias with nominal plating thickness. There were plating nodules near the top and bottom of the hole that likely restricted access of the plating solution to the central region of the hole.

Example 12

This is a BGA assembly where the PTH-via on the right corroded open, which was due to poor via-fill allowing corrosive solder flux to become trapped in the hole.

 

Example 13

This PWB is an LED substrate with an over-molded body. The PTH copper shows and example of “skip plating” where no copper deposited on the hole wall. There is also thin plating on the opposite side. Together these resulted in an open circuit condition.

 

Example 14

This is an example of inadequate copper plating thickness in a PTH.

 

Example 15

This examples shows a circumferential barrel crack in the center of the PTH, which is likely due to a combination of excessive Z-axis expansion and perhaps poor copper ductility.

 

 

Example 16

This is an optical image of a micro-sectioned PWB using dark field imaging. The reflections of groups of glass fibers intersecting with the hole is an indication of laminate damage due to drilling, which can reduce CAF resistance.

 

 

Example 17

This is an example of a copper plating nodule on the ID of a PTH.

 

 

Example 18

This image shows delamination of epoxy resin from fiber bundles as well as resin starvation. It is likely that the resin starvation condition caused excessive moisture entrapment and subsequent popcorn damage when the moisture vaporized at elevated temperature (e.g. lamination or solder reflow).

 

 

 
SEM Lab, Inc. recently announced a new capability for measurement of thin film layer thickness using EDS data. This post shows an example where the aluminum bond pad thickness and the underlying Ti-W barrier metal layer thickness are measured simultaneously on a silicon IC device. Fig. A shows the EDS spectra of three bond pads on the device. Fig. B shows the layer thickness values for two different devices (A & B) at three different bond pads (1, 2, & 3).

Fig. A – EDS spectra of three bond pads on a device die.

Fig. B – Layer thickness values for two different devices (A & B) at three different bond pads (1, 2, & 3).

The ability to measure the aluminum bond pad thickness and the underlying Ti-W barrier metal layer thickness simultaneously makes this a very efficient method for characterizing IC devices.

Thin Film Thickness Measurements

Using EDS

 

SEM Lab, Inc. has developed a method for measuring thickness of thin film deposits on various substrates, including multiple layers of different materials, using EDS data.  The method is extremely efficient and is therefore a cost effect alternative to conventional and FIB microsection techniques (approximately half the cost).

One application for this method is measurement of aluminum deposits on silicon die, particularly wire bond pads. The example below (Fig. A) shows a BSE SEM image and raster scan EDS spectrum of an aluminum bond pad on silicon, and the calculated thickness of the aluminum layer.

A second example (Fig. B) is gold plating thickness over nickel or nickel-phosphorus alloy.  The thickness of the gold layer can be determined for electroless-nickel immersion-gold (ENIG) PWB finishes and thin electro-plated gold (< 15 microns) on boards or component leads.

There are numerous other applications for this measurement method, which has significant advantages over conventional direct measurements on cross-sections including,

  • Measurement requires only one EDS spectrum versus multiple direct measurements from cross-sections to achieve a meaningful average
  • Non-destructive to the location being examined
  • Simultaneous acquisition of image to document surface morphology
  • Approximately half the cost of conventional and FIB microsection techniques

In summary, SEM Lab, Inc. can provide thickness measurements of thin film deposits on various substrates, including multiple layers of different materials, using EDS data for approximately half the cost of conventional and FIB microsection techniques.  Please contact us to discuss your specific requirements for measurements of thin film deposit thickness.

BSE SEM image and raster scan EDS spectrum of aluminum bond pad on silicon.

Fig A – BSE SEM image and raster scan EDS spectrum of aluminum bond pad on silicon.

 

 

Gold over nickel-phosphorus alloy on flex connector contact fingers

Fig B – Gold over nickel-phosphorus alloy on flex connector contact fingers.

 

EOS damage on this chemically decapsulated operational amplifier was more subtle than most cases that we have analyzed. This suggests that the stress condition was likely just above the maximum operating conditions for the device. In this case the damage was associated with an output pin likely overloaded by another device.

Other examples of EOS damage can be found here …

Example 1  Example 2

 

BGA Assembly Verification


SEM Lab, Inc. provides a comprehensive approach to BGA assembly validation using microsection and SEM analysis.  The results can be used to optimize assembly processes early in the product development cycle and help to prevent failure during production. [see presentation]

BGA warpage - How much is too much?
Calculating warpage based on measurements from BGA microsections.

 

 

SEM Lab, Inc. has seen a number of knit line related failures in multilayer ceramic capacitors since 2002 when three different cases appeared (i.e. different clients & different MLCC manufacturers). Here are some examples of what this defect looks like …

August 2002


August 2002


February 2008


July 2009


August 2019


September 2019

A plot of the cumulative analysis tasks performed by SEM Lab, Inc. that involved knit line related failures is shown below. It is not clear if the up tick in these occurrences is real or not because of the limited data set. However, this may be something to be concerned with because this can be considered a latent defect that is rather difficult to screen out.  This condition does not significantly affect electrical parameters of the capacitors and is not typically visible in non-destructive techniques such as x-ray imaging.  The knit line fractures tend to cause damage in the adjoining dielectric layers and often cause secondary fracture in the dielectric between opposing electrodes resulting eventually in internal short circuits.

Knit line fractures are considered a capacitor manufacturing defect caused by lamination problems such as poor adhesion between the metal and dielectric layers.  As such, it should be routinely monitored using microsection analysis on a suitable sample of each production lot of capacitors.  However, the rate of occurrence may be too small to be detected in lot samples.  That might explain why we continue to see knit line fractures in our laboratory.

 

A client provided a failed CMOS Flip-Flop IC to SEM Lab, Inc. for failure analysis.  An output signal reportedly failed when the circuit was connected to an electronic counter.

This is a BSE SEM image of the device after grinding through the alumina ceramic top of the CerDip package into the die cavity. The bond wires on the device were found to be intact.

SEM examination of the die area associated with the output signal revealed that the metal run between the wire bond pad and the first contact on the die was fused open.

This is a higher magnification image of the metal run between the wire bond pad and the contact that fused open.

The dimensions of the fused section of metallization and the bond wire were estimated and input into a model for calculation of the electrical overstress (EOS) event pulse width.  The pulse width was estimated as in the range of 1-100 microseconds, which is consistent with a high voltage transient EOS event.

This image shows the same output area on a known good device for comparison.

The analysis results suggested that the electronic counter associated with the failure should be investigated for proper grounding.

 

SEM Lab, Inc. supports printed wiring board failure analysis and construction analysis.  This presentation documents some of the most common failure causes seen in this laboratory.  These include Hi-Pot failures, lamination failures, inner layer separation, corrosion failures, PTH Cu-plating failures, and conductive anodic filament failures.  These failures can be mitigated to a significant degree by utilizing construction analysis to verify PWB quality.  Construction analysis allows assessment of conductor layer thickness, dielectric layer thickness, PTH copper thickness, layer-to-layer registration, standard via & micro-via quality, PTH fill quality, and drilled-hole quality to name a few critical feature attributes. Download >>>  Failure Analysis of PWBs